Since stuck-type faults represent only a portion of ail possible faults, the coverage of stuck-type faults can only be regarded as a figure of merit for the tests.
In this paper, we try to answer the question:
how is this figure of merit related to the quality of the tested product?
The 
DEFINtTtONS
where no is the average number' of faults on a faulty chip.
In the above expression, the Poisson density function was shifted to the right by one unit, since it was used for the probability of the number of faults on a defective chip, i.e., n # 0, n = 1,2,3, 9 . . . From (11, the average number of faults is obtained as
Indeed, the number of terms in this summation should be equal to the maximum number of faults N. In practice, however, the value of no is much smaller than the maximum number of faults, and the use of the infinite sum, which allows a simple result, is numerically quite accurate. The distribution of faults, as given by (1). is characterized by the two parameters, y and no.
Further, we assume that the yield y of the chip is known, at least approximately.
In fact, yield of integrated circuits has been widely studied in the past 17-121. The following formula is often used for calculating chip yield [ 1 1,121:
. 
The probability of passing the chip, having n faults, as good, 'is M--n\ , and it will be used tn the following analysis.
For larger values of n, a better closed-form expression is derived in the Appendix, where the accuracy of (5) is also discussed.
Since the number of faults n on a bad chip is a random number, the probability (or yield) of a bad chip being tested goocl, is given by Y,,(f) = 5 9,(n) p(n).
(6) n=1 Substituting from (I) and (5). and simplifying, we get Y&(f) e.5 (l-f)(l-Y)e-(""-l)f .
The field reject rate r(f) is defined as the ratio of the number of bad chips tested good to the number of all chips that are tested good [51. Therefore, f(f I = Y&(f MYfYb,(f 11.
and by substituting from (7) we obtain
)(l-y)e-(""-')f ' 03) Figure  1 shows a plot of (8) 
DETERMINATION OF no
Consider the fraction of chips rejected by tests having a fault coverage f. This fraction is equal to the following probability:
Substituting from (7) we get Thus, a graph of the fraction of rejected chips and P(f) exhibits a steeply rising straight-line behavior near the origin. The experimental value of this slope can also be used for determining no, since from (9)
Notice that the slope P'(0) is equal to the average number (nav) of faults as given by (2). One can determine an experimental value of P'(0) by applying a relatively small number of test patterns to the chips.
Also, when the yield is not known, no S* P'(0) can be used as an estimate.
Notice that P'(0) will be a close approximation for no for low yield chips.
Since, for a nonzero yield, P'(0) < n,, using P'(0) in place of no will give a pessimistic (or safe) value of fault coverage.
In Fig. 1 , a lower value of no means a higher fault coverage for a given field reject rate.
An example using the procedures for determining no as outlined here will be given in a later section.
DETERMINATION OF THE REQUIRED FAULT COVERAGE
Once no has been evaluated for a chip, the required fault coverage for any specified field reject rate can be computed from (8) . It is, however, not very convenient to solve (8) for f. If the required field reject rate is r. then from (8) we get
The result is plotted in Figs. 2, 3, and 4 for r = 0.01,0.005and 0.001, respectively. Fault coverage can be easily obtained from these graphs. For example, if the field reject rate was specified as one in a thousand, i.e., r = 0.001, then from Fig. 4 , for yield, y = 0.3 and no = 8, the fault coverage should be about 65 percent. After the initialization sequence, on the first pattern at which the tester strobed the chip output, 113 of 277 (i.e., 41 percent) chips failed.
From fault simulation, the fault coverage on Table  1 are plotted in Fig. 5 , where a family of curves, P(f) versus f for no = 1 through 12, is also plotted.
The experimental points closely match the curve corresponding to no = 8. Also, if we approximate the slope of P(f) at the origin from the data in the first line in Table  1,  we Taking no = 8, we notice from Fig. 2 that for a 1 percent field reject rate, the fault coverage should be about 80 percent.
As Fig. 4 indicates, the fault coverage should be improved to 95 percent in order to achieve a field reject rate of 1 -in-1000. those obtained by the analysis presented here and, in fact, represent almost unachievable goals for LSI circuits.
Our analysis would have given similar results for no = 3 or 4. But no = 3 or 4 produces a P(f) versus f curve that disagrees significantly with the experimental result (Fig. 5) .
If a large chip can be considered to be composed of several smaller chips, the average number of faults on a large faulty chip would be higher. Also, for a given chip area; one would expect the average number of logical faults to be higher for greater circuit density (e.g., in case of fine-line technology).
The strength of our model lies in the experimental process by which the model parameter (no) is determined for the actual chip being studied. The fault model used in determining the fault coverage (e.g., stuck-type faults) also influences the value of no. For instance, let us assume that the tests that detect stuck-type faults detect only a few actual fault modes of the chip. As the tests are applied, the chips are rejected at a slower rate (Fig.  5) 
